signoff


November 6, 2023

Cadence combines ML techniques for power signoff

Cadence has linked several machine-learning approaches to build a tool that is designed to speed up the detection and diagnosis of on-chip power-integrity issues.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
June 13, 2022

Real Intent updates reset and clock-domain crossing tools

Real Intent has upgraded its Meridian CDC clock-domain crossing sign-off tool, with support for multimode-aware dynamic models.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
July 11, 2019

C++ signoff made real

Konica Minolta describes how it has constructed a C++ signoff flow that mitigates code ambiguity, manual analysis and other inefficiencies.
Article  |  Topics: Blog - EDA, - HLS, Verification  |  Tags: , , , ,   |  Organizations: ,
November 14, 2018

Case study: Achieving earlier signoff convergence and a ‘shift left’ for P&R at Qualcomm

Qualcomm has described its use of Calibre RealTime Digital to enhance its P&R flow.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors