Konica Minolta describes how it has constructed a C++ signoff flow that mitigates code ambiguity, manual analysis and other inefficiencies.
Closing code coverage from HLS has been tricky because the C++ tools were built for software not hardware. But that is changing.
The latest Mentor-commissioned Wilson Research Group study on ASIC and FPGA verification highlights technique adoption and maturity.
View All Sponsors