Blog Topics

July 22, 2016

IEDM alters schedule to keep abreast of process updates

The International Electron Device Meeting has pushed back the deadline for its papers to get the latest developments in process and device design into the December conference.
Article  |  Tags: , , ,   |  Organizations:
July 18, 2016

The IoT dream behind SoftBank’s ARM purchase

SoftBank cites IoT as its main reason for buying ARM, but could it change the relationship between customers and the processor designer?
Article  |  Tags: , , , , , ,   |  Organizations:
July 12, 2016

EEMBC looks into heterogeneous compute

EEMBC has turned its attention to heterogeneous computing with plans to create a new set of benchmarks.
Article  |  Tags: , , ,   |  Organizations:
July 11, 2016

Mentor’s PADS family extended for AMS, DDR and electrical DRC

Mentor Graphics has added four new units to its PADS PCB family addressing increasing complexity in mainstream design.
Article  |  Tags: , , , , , , ,   |  Organizations:
June 20, 2016

DTCO points to sub-10nm optimizations

DTCO work by GlobalFoundries and Qualcomm reported at VLSI Symposia shows the need to minimize fin counts in future finFET processes.
Article  |  Tags: , , , , , ,   |  Organizations: ,
June 12, 2016

What’s the shortest time in the universe?

“It’s the time between putting out an open-source ARM core and getting a letter from an ARM lawyer,” says UC Berkeley professor Krste Asanovic. So, some design teams are turning to IP that started out as open source to provide more scope for experimentation.
June 10, 2016

RC extraction from ‘virtual fab’ models may speed PDK availability

Electrical analysis facility does RC extraction on virtual fab models, accelerating the availability of early PDKs for new processes
Article  |  Tags: , ,   |  Organizations:
June 10, 2016

DFT to expand its role for long-term yield

Design for test could look quite different in five years' time compared to the situation designers have today as chipmakers wrestle with the problems of yield control, safety, and aging.
Article  |  Tags: , , , , ,   |  Organizations: , ,
June 9, 2016

2D tools adapt to create smaller monolithic 3DIC designs

Researchers at the Georgia Institute of Technology adapted conventional 2D layout tools to a two-layer monolithic 3D process that resulted in sizeable space and power savings.
Article  |  Tags: , , , ,   |  Organizations:
June 8, 2016

Minimize memory moves for greener data centers

Deep pipelines and dynamic memory sharing may provide the key to the development of faster and more efficient server-farm blades as the focus in hardware design moves to augmenting conventional processors with specialized accelerators.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors