Expert Insights - EDA

Consistency is vital to IP integration strategies that rely on developing an SoC using a hierarchy of FPGA-based prototypes.

Extracting finFET parasitics means a shift to 3D models, field solvers for greater accuracy, and MCMM techniques.

The costs of advanced lithography techniques at 1xnm, and the yield and reliability risks from the resultant process variation, will stop many companies getting the typical economic advantages of scaling.

In pursuit of better design methodologies coupled with shrinking design-cycles, real-number modeling is emerging as a smart verification choice.

Problems with process scaling make it seem as though the long era of innovative, lucrative hardware design is coming to an end. But is that really the case?

Problems become expensive to fix after the place-and-route stage so it's time to think seriously about the role of RTL signoff within the design flow.

Verify registers without writing code for specific bus interfaces or speed up the loading of configuration registers using the UVM Register Layer. Videos show you how.

Build tools around the dataflows and control systems engineers model to address verification challenges posed by burgeoning complexity and low power.

3D-IC design is ready for take-off, following several years of intense collaboration to develop the necessary tools, methodologies and flows

Formal verification techniques are becoming more widely used as the size and complexity of SoCs and increases.