equivalence checking

Using equivalence checking to validate ECOs in ARM core subsystem development at STMicroelectronics

As designs get larger and stress the ability of simulation to exercise an SoC, formal techniques have become essential parts of design and verification.

Formal verification techniques are becoming more widely used as the size and complexity of SoCs and increases.