Expert Insights - EDA

Mike Bartley  |  May 6, 2015

Achieving safety and security in SoC development

Designers will have to update development processes to achieve the rigorous safety certifications required in automotive, rail, avionics and similar markets
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Lauro Rizzatti  |  April 30, 2015

Putting emulation on the map

Emulation is now served by all three leading vendors and is a hot topic for discussion among engineers. The major verification conferences need to follow suit.
Topics: EDA - ESL, IC Implementation, Verification  |  Tags: , ,   |  Organizations: , ,   |  
Brian Fuller  |  March 16, 2015

Design reaches out from the edge

We are moving towards a "continuum of compute", ARM CEO Simon Segars said at CDNLive Silicon Valley, a trend that will reshape design.
Pranav Ashar  |  February 25, 2015

DO-254 without tears

Compliance with aviation’s hardware design standard is seen as a ‘tough ask’, but EDA’s own evolution has made that process easier than you may think.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Marco Casale-Rossi  |  February 3, 2015

Automotive ICs drive advanced design at established nodes

Designers working on automotive ICs, to be built on established processes, can benefit from the power of design tools developed for advanced processes.
Topics: EDA - IC Implementation  |  Tags: , ,   |  Organizations:   |  
Sarath Kirihennedige  |  January 13, 2015

Taking control of constraints verification

Constraints are a vital part of IC design, yet the management and verification of constraints’ quality, completeness, consistency and fidelity to the designer’s intent is an evolving art.
Lauro Rizzatti  |  November 6, 2014

The budget case for emulation

Need to convince your FD of emulation’s growing ROI and the need to invest? Click here and ‘Forward’
Yervant Zorian  |  October 10, 2014

Finding and fixing faults in finFET memories

FInFET memories have different defects than those based on planar transistors. Here's how to test and repair them.
Topics: IP - Assembly & Integration, EDA - DFM, DFT  |  Tags: , , , ,   |  Organizations:   |  
Pranav Ashar  |  September 30, 2014

The evolution of lint

Lint is no longer just about checking RTL code. It already incorporates functional verification within a three-stage analysis. Time to look again at a 'familiar' technology.
Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:   |  
John Ferguson  |  September 10, 2014

If we’d only known then what we know now

Innovation in physical verification is driven by incoming nodes but new tools and features can and should be fed back up the technology chain.
Topics: EDA - DFM, Verification  |  Tags: , , , ,   |  Organizations:   |  

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors