Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
July 15, 2015

PSpice builds interfaces to PCB and system-level cosimulation

The need for virtual prototyping at the PCB-design has led to changes in the way PSpice is being used – with much greater emphasis on cosimulation.

Tags: , , ,  |  Comments Off on PSpice builds interfaces to PCB and system-level cosimulation
July 13, 2015

GlobalFoundries tunes 28nm for smaller, lower-power FD-SOI

GlobalFoundries has developed variants of the 28nm FD-SOI process that offer smaller die sizes and lower-power operation.

Tags: , , , ,  |  Comments Off on GlobalFoundries tunes 28nm for smaller, lower-power FD-SOI
July 9, 2015

IBM and friends at 7nm: breakthrough or science project?

IBM, GlobalFoundries, Samsung and SUNY deserve kudos for manufacturing the first 7nm chip but the NREs involved still look frightening.

Tags: , , , ,  |  Comments Off on IBM and friends at 7nm: breakthrough or science project?
July 8, 2015

Remembering Gary Smith

The leading EDA analyst passed away late last week after a short illness. Graham Bell offers this remembrance.

Tags:  |  Comments Off on Remembering Gary Smith
June 30, 2015

Chipmakers see 3x test-pattern saving in embedded-test logic

Companies such as Broadcom are experiencing threefold test-pattern reductions through the use of automatically inserted gates that allow parallel cones to share the same ATPG patterns that would not be possible using conventional test generation schemes.

Tags: , ,  |  Comments Off on Chipmakers see 3x test-pattern saving in embedded-test logic
June 29, 2015

FastSpice update improves parallelism and adds wreal support

The latest update to the CustomSim FastSpice tool from Synopsys provides more consistent speedups from multicore workstations and adds support for BCD processes and real-number modeling.

Tags: , , , , ,  |  Comments Off on FastSpice update improves parallelism and adds wreal support
June 26, 2015

‘This sensor will self-destruct in the next five (hundred thousand) seconds’

Research by Professor John Rogers’ group at the University of Illinois is leading to biodegradable electronics, for both defense and medical applications.

Tags: , , , ,  |  Comments Off on ‘This sensor will self-destruct in the next five (hundred thousand) seconds’
June 25, 2015

X-Fab updates 180nm SOI process for automotive and industrial applications

Foundry claims isolation and device integration advantages for 180nm SOI process, help to absorb extra costs of SOI wafers

Tags: , , , , ,  |  Comments Off on X-Fab updates 180nm SOI process for automotive and industrial applications
June 24, 2015

Mediatek extends big.LITTLE strategy with ‘tri-cluster’ smartphone CPU

Ten cores in three clusters help match smartphone power/performance to app load and usage at MediaTek, thanks to Synopsys design exploration tools

Tags: , , , , , ,  |  Comments Off on Mediatek extends big.LITTLE strategy with ‘tri-cluster’ smartphone CPU
June 23, 2015

Sonics updates tune memory and link width for speed and power

The latest release of the SonicsGN NoC infrastructure provides speedups for multichannel memories.

Tags: , , , ,  |  Comments Off on Sonics updates tune memory and link width for speed and power
Previous Blog Posts
Next Blog Posts