Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
October 11, 2016

Achronix moves into embedded FPGA

Achronix has decided to offer the FPGA technology it has developed as a set of embeddable cores.

Tags: , , , , ,  |  Comments Off on Achronix moves into embedded FPGA
October 10, 2016

Speeding up AMS design in the age of finFETs

STMicroelectronics, Samsung, GSI Technology and Synopsys talk about the challenges of doing AMS design on finFET processes.

Tags: , , ,  |  Comments Off on Speeding up AMS design in the age of finFETs
October 10, 2016

Ceva aims to displace ARM in IoT nodes with combo processor

Ceva has decided to take its VLIW architecture into the world of IoT sensor nodes and smart wearables with the launch of the X1 processor core.

Tags: , , ,  |  Comments Off on Ceva aims to displace ARM in IoT nodes with combo processor
October 10, 2016

Cadence packages VIP for ten protocols

Cadence Design Systems has released a set of ten verification IP packages intended to support a new crop of standard protocols.

Tags: , , , , ,  |  Comments Off on Cadence packages VIP for ten protocols
September 27, 2016

Ceva adds hardware to speed up deep learning

Ceva has launched the fifth generation of its vision-oriented DSP core family with an architecture tuned for the fast-growing area of convolutional neural networks and deep learning.

Tags: , , , ,  |  Comments Off on Ceva adds hardware to speed up deep learning
September 20, 2016

UltraSoC to support RISC-V

UltraSoC plans to support the RISC-V open-source instruction architecture with its debug infrastructure and tools.

Tags: , ,  |  Comments Off on UltraSoC to support RISC-V
September 20, 2016

Debut for safety-critical ARMv8 core

ARM has launched the first of its Cortex-R series of processors to be based on the v8R architecture, providing greater protection for software tasks from each other.

Tags: , , , , , ,  |  Comments Off on Debut for safety-critical ARMv8 core
September 16, 2016

GlobalFoundries ports MRAM to 22nm FD-SOI

GlobalFoundries has introduced an embedded-MRAM option for its 22nm FD-SOI process: the 22FDX platform.

Tags: , , ,  |  Comments Off on GlobalFoundries ports MRAM to 22nm FD-SOI
September 14, 2016

Event: How ISO 26262 is driving automotive DFT requirements

Webinar explores the impact of ISO 26262 on DFT requirements, and what is being learnt from the introduction of the standard at ON Semiconductor.

Tags: , , , ,  |  Comments Off on Event: How ISO 26262 is driving automotive DFT requirements
September 13, 2016

DVCon Europe to examine role of UVM, SystemC in system-level verification

DVCon Europe this year provides a venue for extending UVM, SystemC and TLM for faster, more effective verification its organizing committee claims.

Tags: , , , ,  |  Comments Off on DVCon Europe to examine role of UVM, SystemC in system-level verification
Previous Blog Posts
Next Blog Posts