Overcome problems created by mismatches between library exchange format (LEF) and GDS or OASIS representations to avoid design delays.
Using on-demand rule checks during place-and-route boosts efficiency and design quality.
How to unify your design team to defeat the dark side of board systems design.
Learn how power-intent, LDEs, ESD and voltage-aware spacing techniques can particularly benefit from the use of static verification checks.
The best paper winner at DVCon 2021 details a comprehensive methodology for making the best use of formal verification for bug hunting
Joe Sawicki of Siemens EDA recently addressed the main trends in design delivery from architecture to validation to digital twins - and where they may soon take the industry and its products.
SLS brings the power of product lifecycle management to the increasingly complex oversight challenges in electronic systems design.
A new technique is especially efficient for AI chips with modular, tiled design strategies leveraging multiple instantiations of the same cores.
From 16nm, new complexities hinder .lib file characterization and verification but machine learning now offers an efficient way of managing them.
Digitalization unites domains and processes to master the complexity of electronic systems design. Successful strategies share key qualities.
View All Sponsors