Logic glitches in asynchronous clock domain crossing paths can arise even when synthesis tools declare a design’s RTL and gate-level netlists equivalent. This article describes Real Intent’s approach to capturing them.
We use cookies to help us understand how the website is used and to make on-site navigate easier. If you continue to use this site we will assume that you are happy with it.OkRead more