Tech Design Forum
Briefing
bus protocol
bus protocol
October 8, 2019
UltraSoC adds security checks to bus monitoring IP
UltraSoC has developed a bus monitor that will terminate transactions if it detects behavior that breaks rules set by a system designer.
Article | Topics:
Blog - IP
| Tags:
bus protocol
,
post-silicon debug
,
security
| Organizations:
UltraSoC
July 2, 2019
SmartDV adds verification IP for OpenCAPI data-center standard
The verification IP is the first to become commercially available for the bus interface backed by companies such as AMD, Google, IBM, Micron and Xilinx.
Article | Topics:
Blog - EDA
,
- Verification
| Tags:
bus interface
,
bus protocol
,
data center
,
high performance computing
,
memory
,
server
,
verification IP
| Organizations:
AMD
,
ES Design West
,
Google
,
IBM
,
Micron Technology
,
OpenCAPI
,
SmartDV
,
Xilinx
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search