CEA-Leti

October 4, 2013

Design kit for 10nm FD-SOI due out next year

Research group CEA-Leti expects to have design kits ready for a 10nm FD-SOI process in June 2014
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations: ,
March 27, 2013

Intel and ST stake claims to foundry low power designs

With both now more dependent on foundry business for their finFET (trigate) and FDSOI offerings, DATE was a chance to push their innovations in low power.
March 22, 2013

DATE: Silicon Europe plans to build cluster of clusters

Four of the European centers for electronics research and business development have set up a project to try to create a virtual “silicon cluster” that aims ultimately to build a worldwide development network for energy-efficient systems.
Article  |  Topics: Blog - Embedded  |  Tags: , , , ,   |  Organizations: ,
March 19, 2013

FD-SOI costs to match bulk by year end, says ST

STMicroelectronics pushes on with FDSOI despite dissolution of ST-Ericcson joint venture that provided the lead customer for the process.
Article  |  Topics: Blog Topics, Conferences  |  Tags: , , , , , ,   |  Organizations: ,
December 11, 2012

FD-SOI vs finFETs mulled during IEDM

Can planar devices on fully depleted SOI resist the relentless rise of finFETs as the next device architecture of choice for the semiconductor industry? An evening panel at IEDM explored the trade-offs

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors