double patterning

October 11, 2012

The physical design challenges of 20nm processes

Manufacturability, routing, library design and more - it all needs rethinking at 20nm
Article  |  Topics: Design to Silicon, Blog - EDA, - Industry Blogs  |  Tags: , , , ,   |  Organizations:
October 9, 2012

TSMC updates reference flows for 20nm and CoWoS

TSMC has released two reference flows – one for its 20nm and the other for the form of 3D integration favored by the Taiwanese foundry, chip on wafer on substrate (CoWoS).


Article  |  Topics: Design to Silicon, Blog - EDA  |  Tags: , , ,   |  Organizations:
October 9, 2012

Event alert: TSMC Open Innovation Platform

With the foundry giant set to take the wraps off its latest flows and innovations in just seven days, remember that you must pre-register to attend its Silicon Valley event. Also here are some pre-event pointers.
September 6, 2012

Getting ready for 20nm

Tackling the three key challenges of 20nm processes: design complexity; the physics of lithography; and economics.
August 6, 2012

Aart de Geus on the changing face of EDA

The president and co-CEO of Synopsys provides his take on the mounting influence of software and physical effects in the creation of SoCs.
Article  |  Topics: Commentary, Design to Silicon, Blog - EDA, Embedded, - General, Verification  |  Tags: , , ,   |  Organizations: , ,
June 1, 2012

DAC 2012: STMicro, Cadence, GlobalFoundries in 20nm AMS claims

The troops will be out in force next week to claim progress on 20nm AMS design flows that take manufacturability into account.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors