Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
July 20, 2023

Ferroelectric memory moves closer with VLSI experiments

Ferroelectric memory may be able to stage a comeback thanks to materials innovations as work presented at VLSI Symposium have shown, though there is still plenty to do.

Tags: , , , ,  |  Comments Off on Ferroelectric memory moves closer with VLSI experiments
July 14, 2023

Cadence mixes know-how and AI to bridge RTL gap

The Joules RTL Design Studio aims to make coding more aware of aware of physical issues before and after hand-off for implementation.

Tags: , , , , ,  |  Comments Off on Cadence mixes know-how and AI to bridge RTL gap
July 12, 2023

‘Two wafers are better than one’ for 3D flash

Western Digital’s head of technology set out at the recent VLSI Symposium the ways in which flash makers can scale without costs accelerating.

Tags: , , ,  |  Comments Off on ‘Two wafers are better than one’ for 3D flash
July 11, 2023

AI’s possible roles in verification covered at VF2023

The recent Verification Futures Europe conference looked at what AI, from decision trees to foundation models, could do to speed up RTL checks.

Tags: , , , ,  |  Comments Off on AI’s possible roles in verification covered at VF2023
July 10, 2023

Calibre ‘shifts left’ into place and route

Calibre Design Enhancer moves physical verification checks and automated DRC-clean via and cell insertion into P&R

Tags: , , ,  |  Comments Off on Calibre ‘shifts left’ into place and route
July 10, 2023

Siemens fuels custom IC flows with artificial intelligence

Three fast developing AI techniques underpin the efficiencies in the new Solido custom design and verification platform.

Tags: , , , , , ,  |  Comments Off on Siemens fuels custom IC flows with artificial intelligence
July 7, 2023

UK consortium tapes out cryo-SRAM

A UK cryogenic-CMOS research project has taped out its first demonstrator chip for core memory IP expected to be able to operate at close to absolute zero.

Tags: , , ,  |  Comments Off on UK consortium tapes out cryo-SRAM
July 4, 2023

Co-design underpins infrastructure acceleration at Google

At the recent VLSI Symposium, Google vice president Parthasarathy Ranganathan described the importance of co-design and the software stack in its data-center designs.

Tags: , , , ,  |  Comments Off on Co-design underpins infrastructure acceleration at Google
June 22, 2023

IEDM looks for leading devices for upcoming conference

The 69th annual IEEE IEDM has issued a call for papers seeking the world’s best original work in all areas of microelectronics research and development.

Tags: , ,  |  Comments Off on IEDM looks for leading devices for upcoming conference
June 20, 2023

Maximize manufacturing execution with HPC

Single-device tracking in the chiplet and multi-chip age needs a boost to deliver accuracy and greater production efficiency.

Tags: , , , , , , , , , ,  |  Comments Off on Maximize manufacturing execution with HPC
Previous Blog Posts
Next Blog Posts