Blog Topics

ARM has launched the -R version of its v8 architecture, targeting applications in automotive and industrial systems and possibly spawning a new generation of Linux-oriented microcontollers.

Memoir Systems has developed a set of memory controller IP cores that exploit common access patterns used by processors in network switches to improve performance and power consumption

Cadence Design Systems has issued a call for papers for the European leg of its CDNLive of events for 2014. The deadline for the Silicon Valley event is also looming: the call closes mid-November 2013.

The Indian government will meet up to a quarter of initial capital costs for a foundry capable of nodes up to 45nm and 40,000 wafer starts per month at 300mm.

The one-day conference series features the latest innovations from many verification vendors in separate UK, France and Germany editions.

Cadence Design Systems has launched IP cores for high-end mobile audio as well as gigasample ADCs for 28nm to support 60GHz wireless.

There's still time - just - to reserve your place at EDAC's Back To the Future dinner and auction to raise funds to mark EDA's contribution to our business at the Computer History Museum.

Cadence Design Systems has developed a version of its Spectre FastSpice tool that splits simulation across many computers without manually cutting the design into segments.

Silicon Labs is aiming at Internet of Things applications with an ARM Cortex M0+-based MCU family with encryption engine and low-energy DAC for biasing analog circuitry.

The EDA vendor has set a broad agenda across two Silicon Valley events taking place in late October, with registration now open for both.