Embedded

February 8, 2019

Taking an IoT edge design from proof-of-concept to prototype

A new paper describes a case study for a pressure-sensing IoT application based on the ARM DesignStart platform and Mentor IoT tool flow.
Article  |  Tags: , , , ,   |  Organizations: ,
January 22, 2019

HPC futures report puts acceleration first

A report put together by Europe's HiPEAC high-performance computing research network argues computing is at an architectural turning point
January 7, 2019

Ceva extends control-oriented DSP

Ceva has followed its IoT-oriented Ceva-X series of processor cores with a more powerful family that is designed to handle control and signal-processing algorithms using the same pipeline.
Article  |  Tags: , , ,   |  Organizations:
December 6, 2018

Microchip opts for RISC-V cores in SoC FPGA

Microsemi has put multiple RISC-V cores into a new generation of SoC FPGAs, intended for embedded systems that need to run Linux.
Article  |  Tags: , , ,   |  Organizations: ,
October 31, 2018

Cadence adds deep-learning support to audio DSP

Cadence has added direct support for neural networks to the latest iteration of its DSP cores aimed at audio systems.
Article  |  Tags: , , , ,   |  Organizations: ,
September 26, 2018

DVCon Europe keynotes take in digital twin and IoT concepts

Two keynote speakers have been announced for DVCon Europe 2018, which takes place next month.
Article  |  Tags: , ,   |  Organizations: ,
September 24, 2018

Module strategies try to streamline IoT trials

Suppliers to the embedded industry see modules and readymade software as being key to getting IoT projects off the ground.
Article  |  Tags: , ,   |  Organizations: , ,
September 19, 2018

Cadence culls zeroes for faster neural throughput

Cadence has launched an AI processor using an designed to take advantage of the sparse structure of typical deep neural networks.
Article  |  Tags: , , ,   |  Organizations:
July 30, 2018

HLS speeds up IP deployment at FotoNation

IP supplier FotoNation has decided to embrace the use of high-level synthesis in the creation of cores for smartphones and other high-integration, low-power systems.
Article  |  Tags: , ,   |  Organizations:
July 27, 2018

Verification engineers embrace emulation for the shift left

In a panel session at June's DAC, Synopsys customers talked about some of the ways they make verification more efficient and bring technologies such as formal, emulation, and simulation together.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors