Accellera's Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.
Techniques previously unavailable during ICE or testbench acceleration can now greatly speed emulation debug in those modes.
How staging virtual prototype bring-up can accelerate the development of embedded software in complex systems.
Our new columnist introduces himself and traces the progress of formal verification over the last two decades. Join the discussion.
Our extended fireside chat with Mentor Chairman and CEO Wally Rhines begins by canvassing his thoughts now the Siemens deal is done.
Unreachability analysis can help find design code that can never be executed, helping verification engineers refine their coverage goals.
How virtual hardware can speed up many aspects of automotive system development, including architectural analysis, software development and verification
Using formal core coverage to understand the effectiveness of formal coverage verification strategies in SoC design.
DVCon China general chair Andy Liu discusses Accellera’s new addition to its design and verification conference series (简体中文).
View All Sponsors