A look at some of the key techniques needed to ensue good code coverage during the verification of low-power SoC designs.
Power intent files have increased efficiency and the use of an IDE can prevent them becoming outdated as a design evolves.
UPF provides a useful way to describe the power-management strategies that should be applied to a design, but using it introduces a number of challenges during low-power debugging.
The verification challenges of using low-power design techniques to enable advanced power-management strategies in complex SoCs.
A look at what it takes to verify low-power SoC designs, including setting objectives and measuring outcomes in a UPF-driven verification strategy
System-level power is the next frontier for a power-intent standard – or rather a collection of them – being developed by a partnership between Accellera, Si2 and the IEEE.
Power intent, signal isolation and level shifting can all be controlled in a UPF-based multi-voltage IC design through careful coding.
This article looks at the way in which various representations of a block of a design have different implications in a UPF based power-aware hierarchical design flow.
IEEE 1801-2013 updates and refines the Unified Power Format for low-power VLSI design, reflecting changes in power modeling and verification.
The IEEE Unified Power Format (UPF) standard is intended to support low-power designs that use switchable power states and power islands.
View All Sponsors