IC Implementation

September 7, 2022

NVMe-oF – The future of cloud storage

NVMe over Fabrics (NVMe-oF) extends the memory standard for burgeoning data traffic and the demands of AI and machine learning.
April 28, 2022
James Paris is a senior product engineer with the Design to Silicon division of Siemens Digital Industries Software, supporting Calibre design interfaces. Prior to joining Siemens, he held roles in analog/mixed-signal physical design implementation and flow development for various IC design companies. James holds a BS in Computer-Aided Design Engineering and an MBA in Marketing.

Layout customization improves productivity in design and verification flows

What are the options and how do you balance overarching CAD requirements and personal preferences?
Expert Insight  |  Tags: , , ,   |  Organizations:
March 21, 2022
Tom Anderson is a technical marketing consultant working with multiple EDA vendors, including AMIQ EDA. His previous roles have included vice president of marketing at Breker Verification Systems, vice president of applications engineering at 0-In Design Automation, vice president of engineering at IP pioneer Virtual Chips, group director of product management at Cadence, and director of technical marketing at Synopsys. He holds a Master of Science degree in Computer Science and Electrical Engineering from M.I.T. and a Bachelor of Science degree in Computer Systems Engineering from the University of Massachusetts at Amherst.

Executable specifications boost SoC and IP efficiency

Automating executable specifications as they evolve can deliver major efficiencies.
Expert Insight  |  Tags: , , , , , , , , , ,   |  Organizations:
March 8, 2022
Brendan Morris is a senior technical marketing manager for the Integrated Electrical Systems group, Siemens Digital Industries Software. He spent his early career working in Automotive Tier 1 suppliers, working on a diverse range of technologies and vehicle types, including software development in powertrain electronics. He spent the next 10 years working for several vehicle OEM's at all stages of vehicle development programs. Brendan holds an M.Eng degree in Automotive Engineering from Loughborough University.

Use digitalization to mitigate the automotive MCU shortage

The Covid-driven MCU shortage for ECUs and elsewhere in vehicle design can bring entire production lines to a halt if not properly managed.
Expert Insight  |  Tags: , , , , , ,   |  Organizations:
January 27, 2022
Janet Attar is Product Marketing Manager at Siemens EDA responsible for Aprisa, Siemens’ place and route solution. She has over 15 years of experience in the semiconductor industry supporting various EDA tools in the digital space, including synthesis, place and route, signoff, and verification. Prior to Siemens, Janet was an Applications Engineer for Cadence Design Systems and a Physical Design Engineer for International Rectifier (now Infineon Technologies).

Aim for power first for best place-and-route results

The strategy of designing for best power rather than for best timing in place-and-route delivers better results all around.
Expert Insight  |  Tags: , , ,
January 27, 2022

Assure diagnostic coverage from RTL to gate level during analysis for functional safety

Generating accurate ASIL metrics early in the functional safety lifecycle, reduces time-to-certification for ISO26262.
January 13, 2022

Siemens’ Sawicki puts priority on scaling in processes, productivity and systems

More optimistic about the semiconductor industries prospects than for some time, Siemens Joe Sawicki identified key EDA challenges at DAC.
November 12, 2021
Pre-processing and post-processing techniques for verification

How to optimize productivity and accuracy in IC design and verification flows

Pre- and post-processing EDA techniques help streamline design rule checks and delivery efficient waivers to speed design and debug.
Article  |  Tags: , , , ,   |  Organizations:
November 4, 2021
UPMEM-PIM-DRAM-featured-image

How UPMEM ensured effective power delivery for its processor-in-memory design

PIM memory boosts efficiency by operating on data without moving it to the CPU but realizing this type of novel technology posed power integration and planning challenges.
October 21, 2021
Sherif Hany Mousa is a Principal Technologist in the Calibre Design Solutions division of Siemens EDA, a part of Siemens Digital Industries Software. Sherif previously held positions as a technical marketing engineer, analog quality assurance engineer, and IC design consultant for physical verification and analog/mixed signal applications. He has authored multiple publications and holds multiple patents in the fields of analog layout porting, hotspot detection and correction, and machine learning-assisted verification flows. Sherif is a senior IEEE member who holds an M.Sc. in Electrical and Communication Engineering, and is currently engaged in Ph.D. research, focusing on circuit analysis.

Advanced symmetry verification is a thing of beauty

Innovation is extending the technique's power across areas such as context-aware layout, accounting for multi-patterning and implementing fill.
Expert Insight  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors