Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
March 24, 2020

Feed fake news to hardware hackers

Intel describes active countermeasures for physical attacks at CICC as part of a trend towards more adaptive IoT silicon.

Tags: , , ,  |  Comments Off on Feed fake news to hardware hackers
March 19, 2020

Deploying pre- and post-silicon verification and test for 5G designs

A flexible and still evolving range of 5G standards requires methodologies that can handle massive test.

Tags: , , , , , , ,  |  Comments Off on Deploying pre- and post-silicon verification and test for 5G designs
March 4, 2020

CEVA splits vectors for more efficient 5G

CEVA has reworked its XC architecture to provide what the company claims is the kind of performance boost needed to handle phase-two 5G applications once Release 17 rolls out.

Tags: , , , ,  |  Comments Off on CEVA splits vectors for more efficient 5G
March 3, 2020

DVCon US 2020: Coronavirus program changes

DVCon US 2020 is to end a day early as a result of the COVID-19 coronavirus outbreak and released an updated agenda.

Tags: ,  |  Comments Off on DVCon US 2020: Coronavirus program changes
February 28, 2020

Learn how Renesas uses SLEC to enhance its verification flows

A new technical article discusses Renesas’ addition of SLEC to its SystemC and RTL flows and the improvements it achieved in time and coverage..

Tags: , , ,  |  Comments Off on Learn how Renesas uses SLEC to enhance its verification flows
February 27, 2020

DVCon US 2020 preview: Breker Verification Systems

Portable stimulus pioneer Breker will feature across the DVCon program also highlighting its work with RISC-V.

Tags: , , , ,  |  Comments Off on DVCon US 2020 preview: Breker Verification Systems
February 26, 2020

DVCon US 2020 preview: ESD Alliance

The Electronic System Design Alliance will discuss the benefits it offers for design and verification, and has added Avery Design Systems.

Tags:  |  Comments Off on DVCon US 2020 preview: ESD Alliance
February 26, 2020

DVCon US 2020 preview: Verific

Tool development specialist Verific will demonstrate its parsers and their integration with INVIO APIs.

Tags: , , , , ,  |  Comments Off on DVCon US 2020 preview: Verific
February 25, 2020

Wind River sets up labs site to drive IoT and AI applications

Wind River has set up a site to distribute more experimental libraries based around its real-time operating systems and provide a hub for users to interact.

Tags: , , , ,  |  Comments Off on Wind River sets up labs site to drive IoT and AI applications
February 24, 2020

DVCon US 2020 preview: Mentor

Mentor will have a very broad presence at DVCon across technologies such as HLS, formal verification, simulation and emulation.

Tags:  |  Comments Off on DVCon US 2020 preview: Mentor
Previous Blog Posts
Next Blog Posts