chip assembly


March 19, 2018

Accellera begins IP security-assurance standards effort

Accellera Systems Initiative has begun a project that may result in the creation of a standard to address security assurance for semiconductor IP cores.
Article  |  Topics: Blog - IP  |  Tags: ,   |  Organizations:
March 18, 2015

ARM and Cadence agree to share IP access

ARM and Cadence have signed a deal that provides the IP teams at both companies with access to each other's cores.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations: ,
June 6, 2012

DAC 2012: Intel’s Ivy Bridge chip chop shop

Intel's Ivy Bridge series of processors were designed from the outset to be split apart and recombined to create variants of the base platform, Intel architecture project manager Brad Heaney explained during the Wednesday keynote session at DAC 2012.
Article  |  Topics: Conferences, Design to Silicon  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors