Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
May 23, 2012

TI tool hands out low-power tips

Texas Instruments has put together a tool aimed at users of its MSP430 microcontroller family that will help cut the power consumption of their applications.

Tags: , , , , ,  |  Comments Off on TI tool hands out low-power tips
May 22, 2012

Making dummy fill smarter

Guest blogger Jeff Wilson discusses some of the subtleties involved in the effective use of dummy fill in deep sub-micron IC designs.

Tags: , ,  |  Comments Off on Making dummy fill smarter
May 16, 2012

Cadence joins the dots for verification

The EDA giant has accelerated and integrated its tool suites and broadened its verification IP catalog in its new look System Development Suite.

Tags: , ,  |  Comments Off on Cadence joins the dots for verification
May 15, 2012

Analog designers ‘need to use digital tools’

Designers working on mixed-signal circuits will benefit from using digital tools, Cadence’s SVP of R&D for custom design said at CDNLive EMEA today. But for those who don’t a faster fast Spice is on its way.

May 14, 2012

Intel’s tapered fin reveals short-channel issues

A startup has analyzed the shape of Intel’s fins and found the process is not quite as well-behaved as circuit designers would perhaps like.

May 3, 2012

Technical Newsletter #4: Verification, Emulation, Prototyping

This newsletter highlights recently-added content on the site that addresses the connected areas of verification, prototyping and emulation. We’ve also added more overview EDA Guides on major design flow challenges.

Tags: , ,  |  Comments Off on Technical Newsletter #4: Verification, Emulation, Prototyping
April 30, 2012

New England User2User puts emphasis on board-level design and verification

Mentor Graphics’ user event includes insights on constraints-driven design and the emerging OVM verification methodology in an eye-catching program.

Tags:  |  1 Comment
April 25, 2012

No more spaghetti

Cutting the cabling to simplify the emulation process.

Tags: ,  |  1 Comment
April 25, 2012

Mentor unveils second-generation Veloce emulator

Mentor Graphics has updated its Veloce emulator, using a newly developed chip to double capacity while, at the same time, developing new software to overcome the traditional handicaps of in-circuit emulation.

April 24, 2012

Xilinx revamps design software for new processes

Xilinx has created Vivado, a new set of tools to support sub-30nm FPGAs that, for advanced designs at least, will take over from its long-established ISE suite.

Previous Blog Posts
Next Blog Posts