Technical Newsletter #4: Verification, Emulation, Prototyping

By TDF Staff |  No Comments  |  Posted: May 3, 2012
Topics/Categories: Blog Topics, General, Newsletters, Product, Verification  |  Tags: , ,

This newsletter highlights recently-added content on the site that addresses the connected areas of verification, prototyping and emulation. We’ve also added more overview EDA Guides on major design flow challenges.

 

VERIFICATION

 

Guides

  • Assertion-based verification: ABV claims ever greater adoption but is it being thoroughly implemented? These foundations will help you build an effective methodology.
  • Verification IP: Proliferating I/O, memory standards and more are making VIP one of 2012’s liveliest markets, particularly as competition between Synopsys and Cadence intensifies.

Technical article

 

EMULATION

 

Technical article

Blogs

  • No more spaghetti: Guest columnist Richard Pugh on how virtual lab environments can help you to leverage traditional emulation tasks more efficiently.

 

PROTOTYPING

 

Guide

  • FPGA prototyping: A hot topic because of the needs to cut time-to-market, manage the complexity of final silicon, and foster hardware/software co-design. But how do you chart the best course?

Technical article

  • What can FPGA-based prototyping do for you? A sample chapter from the Synopsys/Xilinx-authored FPGA-based Prototyping Methodology Manual goes deeper into the different strategies available, with valuable reference to real-world case studies.

Blogs

 

NOW ONLINE

 

Leave a Comment

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors