SureCore


November 1, 2023

Companies partner for embeddable ReRAM

SureCore and Intrinsic have teamed up to provide a way to implement resistive random-access memory as an SoC-embeddable technology.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations:
July 7, 2023

UK consortium tapes out cryo-SRAM

A UK cryogenic-CMOS research project has taped out its first demonstrator chip for core memory IP expected to be able to operate at close to absolute zero.
Article  |  Topics: Blog - IP  |  Tags: , , ,   |  Organizations:
November 5, 2021

UK consortium starts work on cryogenic CMOS

A £6.5m grant will fund the development of memories and other IP to improve the control of qubits in quantum computers.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations: , ,
January 24, 2020

SureCore provides 30-day test for SRAM compiler

SureCore has started running 30-day trials of its low-power memory compiler.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
September 26, 2018

SureCore SRAM tuning service aims for lower power

SureCore is introducing an IP customization service intended to deliver SRAM cores tuned to specific power and performance requirements for wearable, wireless, augmented reality, and IoT devices.
Article  |  Topics: Blog - IP  |  Tags: , , ,   |  Organizations:
June 5, 2015

SRAM IP “halves dynamic power” on 28nm FDSOI

Embedded SRAM IP said to reduce dynamic, static power on FDSOI at cost of extra 10% area
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations:
May 15, 2013

SureCore picks up grant for low-power, nanometer SRAM IP

Physical-IP startup SureCore has been awarded $380,000 to build a demo chip for a low-power SRAM design the company is aiming at finFET and FD-SOI processes.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors