Among the papers at this year's VLSI Symposia in Hawaii in June, Samsung will describe a 7nm CMOS process that uses EUV lithography to tighten up device features on minimum-pitch interconnects.
We use cookies to help us understand how the website is used and to make on-site navigation easier. If you continue to use this site we will assume that you are happy with it.OkOur privacy policy