Tech Design Forum
Briefing
IP validation
IP validation
May 13, 2021
Siemens extends Solido’s reach into IP validation with Fractal
Latest acquisition adds technologies to mitigate rising verification time and cost for third-party IP.
Article | Topics:
Next Generation Design
,
Tool development
,
Verification
| Tags:
artificial intelligence
,
IP integration
,
IP qualification
,
IP validation
,
machine learning
,
solido
,
Xcelerator
| Organizations:
Siemens EDA
April 6, 2017
Bridging the gap between IP development and qualification for P&R
Learn how to pre-empt timing and congestion issues that could arise after synthesis by using 'PlaceFirst' technology within Oasys-RTL.
Article | Topics:
Digital/analog implementation
,
Blog - EDA
,
IP
,
- RTL
| Tags:
floorplanning
,
IP qualification
,
IP validation
,
oasys-rtl
,
physical implementation
,
physical synthesis
,
place and route
,
RTL analysis
,
RTL sign-off
| Organizations:
Mentor Graphics
,
Siemens EDA
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search