InFO interposer


September 21, 2022

Nvidia proposes split-level link for chiplet interconnect

Nvidia revealed at its Fall GTC work the company has done on a bidirectional energy-saving chiplet interconnect that could hit the equivalent of 50Gbit/s per line.
Article  |  Topics: Blog - IP  |  Tags: , , , , ,   |  Organizations:
November 7, 2013

TSMC demonstrates readiness for 3D-IC

Research projects to verify methodologies, address third-party integration challenges and add a low-cost interposer-like technology to the 3D-IC family make their mark.
Article  |  Topics: Commentary, Conferences, Design to Silicon  |  Tags: , , , , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors