Synopsys

January 12, 2016
Angela Raucher is product line manager for Synopsys’ ARC EM processors.

Processor configuration for low-power IoT applications

Many IoT applications have a very strict energy budget. SoC designers targeting the IoT have to trade off providing the features that the market demands with the power budget the applications demand. What are their options?
Expert Insight  |  Topics: IP - Assembly & Integration, Selection  |  Tags: , ,   |  Organizations:
January 5, 2016
Anders Nordstrom, senior corporate applications engineer, Verification Group, Synopsys

Thought you had verified your SoC? You probably only did half…

Using formal property verification to prove that SoCs can’t do the wrong thing, as well as that they will do the right thing.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
November 30, 2015
TDF_DS featimg

How to accelerate FPGA design productivity at every available step

How parallelism in project management, synthesis and processing resources can accelerate FPGA-based design
Article  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
November 24, 2015
Angela Raucher is product line manager for Synopsys’ ARC EM processors.

Taking an end-to-end approach to IoT security

Achieving IoT security means addressing every link in the chain, from the quality of your application code to embedding a root of trust in the hardware.
November 6, 2015
Test cost reduction featimg

Reducing test costs through multisite and concurrent testing

How to save test time and test costs by doing more tests in parallel, increasing compression, pooling tester memory, managing branching - and more
Article  |  Topics: EDA - DFT  |  Tags: , ,   |  Organizations: ,
October 21, 2015
HAPS cables 150

FPGA-based prototyping 3: Which board do I need?

Part three of our series looks at the choices you face as you decide whether to build or buy a board.
October 19, 2015
Nasib Naser is senior staff corporate applications engineer in the verification group for Synopsys.

Ten key tips for effective memory verification

Verification IP can help verify that memory-controller implementations meet standards; test an implementation against specific memories; and drive traffic for SoC verification and power analysis. Here's how to choose it.
Expert Insight  |  Topics: IP - Selection, EDA - Verification  |  Tags: , , , , ,   |  Organizations:
October 8, 2015
Amol Herlekar, Synopsys

Preparing for low-power verification success: setting objectives and measuring outcomes

A look at what it takes to verify low-power SoC designs, including setting objectives and measuring outcomes in a UPF-driven verification strategy
Expert Insight  |  Topics: IP - Design Management, EDA - Verification  |  Tags: , ,   |  Organizations: ,
September 28, 2015
HAPS cables 150

FPGA-based prototyping 2: Understand the real cost

Part two of our series on FPGA-based prototyping looks at two critical factors to address before a project begins: budgeting and high-level implementation.
September 7, 2015
HAPS cables 150

FPGA-based prototyping 1: What’s all this buzz about?

This multi-part series addresses various aspects of FPGA-based prototyping. Future installments will address budgeting and implementation, but we start by looking at why the technique is generating so much interest.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors