![Chips on a wafer](https://www.techdesignforums.com/practice/files/2014/06/wafer-prototype-64x64.jpg)
Addressing the verification challenges of complex SoCs
Three senior verification specialists talk about how they are navigating the challenge of verifying multibillion-transistor SoCs with limited compute resource, increasing coverage demands and shrinking timescales.