Tech Design Forums
Technique
I2C
I2C
All
(2)
Articles
(2)
August 14, 2018
Doc Formal: Achieving exhaustive formal verification of packet-based designs
Ashish Darbari breaks down formal's value to this challenging verification task with code examples and reference to VC Formal from Synopsys.
Expert Insight | Topics:
EDA - Verification
| Tags:
bus bridges
,
bus protocols
,
CPUs
,
Ethernet
,
formal verification
,
I2C
,
I2S
,
load-store units
,
networking routers
,
packing designs
,
SoC
,
tracker
,
UART
,
unpacking designs
,
USB
,
VC Formal
| Organizations:
Axiomise
,
Synopsys
July 13, 2016
I3C specification updates I2C for sensor subsystems
A look at the ways in which the I2C serial interface specification is being updated to form I3C, and its use in sensor subsystems
Expert Insight | Topics:
IP - Selection
| Tags:
I2C
,
I3C
,
SPI
| Organizations:
MIPI Alliance
,
Synopsys
IP Topics
Assembly & Integration
Design Management
Selection
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page