June 1, 2011

NoC-MPU: a secure architecture for flexible co-hosting on shared memory MPSoCs

Data protection has long been a major issue for embedded systems, but it is becoming even more challenging with increasing adoption of multicore technology.
Article  |  Topics: Embedded - Integration & Debug  |  Tags:
September 1, 2008

Benchmarking the network-on-chip

From its inception, the OCP standard was designed to address the advent of heterogeneous processors and multicore SoC development. Since the OCP-IP organization opened for business in December 2001, it has established eight technical working groups (WGs) to develop tools, technologies and products that support the standard, leading in turn to the release of a […]

Article  |  Topics: EDA - ESL  |  Tags:   |  Organizations:
September 1, 2007

MPSoC and ‘The Vision Thing’

We have entered the era of the multi-processor system-on-chip (MPSoC) but it remains a major frustration that, for a technology that is so imminent and so necessary, there is as yet no real vision out there that goes beyond the parochial. Yes, ‘point’ issues are also being addressed, but we need to define the concept, […]

Article  |  Topics: EDA - ESL  |  Tags:   |  Organizations:
March 1, 2007

Build vs buy in an SoC world

We are now entering the tail end of an era, and many of us do not even know it. For as long as there have been microprocessors, there have been engineers and engineering teams whose job it was to create interconnects. Although this will undoubtedly continue in some companies, the increasing complexity of systems-on-a-chip (SoCs) […]

Article  |  Topics: EDA - ESL  |  Tags:   |  Organizations:
June 1, 2005

Destination network-on-chip

The network-on-chip (NoC) design paradigm is seen as a way of enabling the integration of an exceedingly high number of computational and storage blocks in a single chip. But its adoption and practical implementation face important and unsolved issues related to design methodologies, test strategies, and dedicated CAD tools. The System-on-a-Chip Research Lab at the […]

Article  |  Topics: EDA - ESL  |  Tags:


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors