SmartDV adds verification IP for OpenCAPI data-center standard

By TDF Editor |  No Comments  |  Posted: July 2, 2019
Topics/Categories: Blog - EDA, - Verification  |  Tags: , , , , , ,  | Organizations: , , , , , , ,

Verification IP specialist SmartDV has launched a new product supporting the OpenCAPI bus interface designed to raise data-center performance.

The standard was launched in 2016 by a consortium made up of AMD, Google, IBM, Mellanox Technologies and Micron. OpenCAPI (short for “Open Coherent Accelerator Processor Interface”) is being promoted to overcome server bus bottlenecks that are becoming more acute because of advances in accelerated computing and memory. Nvidia, Western Digital and Xilinx have also joined the project as lead members since its launch.

SmartDV says that its new product represents the first commercially available verification IP for the standard. It is compatible with the current 3.0 and 3.1 generations. The standard’s main features are summarized in Figure 1.

Figure 1. The OpenCAPI standard at a glance (OpenCAPI Consortium)

Figure 1. The OpenCAPI standard at a glance (OpenCAPI Consortium – click to enlarge)

“OpenCAPI is an important new development that enables data to move through the network faster and backed by the largest enterprise networking companies,” said Deepak Kumar Tala, managing director SmartDV. “Supporting this effort with a verified Verification IP solution will accelerate OpenCAPI’s adoption and acceptance.”

SmartDV’s IP verifies OpenCAPI interfaces and includes a test suite that performs random or directed protocol tests to create a range of scenarios that target the design under test.

The OpenCAPI verification IP is shipping today with pricing available on request.

SmartDV at ES Design West

SmartDV will feature its OpenCAPI Verification IP and its other verification IP products as an exhibitor at ES Design West in San Francisco next week (South Hall, Moscone Center, July 9-11)

The company can be found at Booth #2226 and attendees wishing to book meetings or demonstrations can contact SmartDV via demoATsmart-dvDOTcom.



Comments are closed.


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors