1D routing

Imec proposes using stacked CMOS transistors and buried power rails to improve density for the 3nm process node.

IMEC's Rudy Lauwereins explained at DATE 2014 how 1D routing for self-aligned multiple patterning is likely to be inevitable even if EUV makes it into production fabs.