EDA Topics

Doc Formal sets out the 10 cost points in verification that formal will help you control and reduce.

Effective formal verification demands striking a careful balance in the use of constraints – too many slows things down, but too few may let bugs slip through.

A hierarchical methodology removes DFT from the critical path for large designs. The methodology is compatible with other techniques such as channel sharing, which can further reduce ATPG turn-around time and test cost.

How to use formal fault pruning, injection and sequential equivalency checking to meet the FMEA analysis requirements of the functional safety standard.

Andy Ladd highlights the wide range of peak-power concerns around plugged-in devices.

An introduction to how virtual emulation has fueled the application of co-modeling for complex design verification.

The authors descirbe a new signature-based approach to resolving the content of layouts in GDSII, OASIS and other formats.

Learn how planning and upfront knowledge of the challenges ahead can open up what has seemed a challenging task.

Ashish Darbari describes a formal technique that fuels a rapid, predictable and highly effective methodology.

Lauro Rizzatti gets a reality check on AI for both design tools and designs themselves from the formal verification specialist.