Simplify and accelerate PV debug using default results data views
Standard physical verification (PV) check reviews within EDA tools can reduce time-to-tapeout and mitigate risk.
EDA Topics
Improved power management and faster time to market?
We have the technology. Learn how to 'shift left' with Calibre DesignEnhancer and meet IR, EM and PPA objectives.
Refreshing the IEEE 1687 IJTAG family for today’s designs
Learn more about how the IJTAG family and associated standards are being enhanced for current challenges.
Six reasons why you need better cross-platform validation of OASIS layout database generation
You must understand six comparison concerns and their effect on database equivalency. Adopt a solution with an in-depth object-based approach.
Three steps to complete CDC verification
CDC sequential reconvergence can be systematically verified without exhaustive manual review by using the circuit model in this methodology.
Welcome to the part model era
Standards-based digital threads will revolutionize design through part models that deliver trust, traceability and context across components.
Shift left to tackle key O-RAN verification challenges
O-RAN compatible Radio Unit (O-RU) and Distributed Unit (O-DU) verification no longer needs to wait until the post-silicon stage.
How to migrate SoC design to the cloud
Moving part of all of a design flow to the cloud involves careful preparation and evaluation as there is no 'one-size-fits-all'.
Give the people what they want: toward making 3D IC mainstream
Learn more about the five interconnected workflows that are democratizing next generation design in the emerging chiplet age.
Putting it all together to accelerate 3D IC design
Learn how connectivity management solutions help you manage the multiple formats in which 3D IC components are delivered.
PLATINUM SPONSORS
View All Sponsors