equivalence checking


September 8, 2022

Use equivalence checking to retarget obsolete FPGA designs

Equivalence checking supports the efficient reuse of designs that reside on out-of-date silicon but remain valid in their own right.
June 8, 2017

DAC 2017 preview: OneSpin

Formal, AI and UVM form key parts of the OneSpin agenda for this year's Design Automation Conference.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors