DAC 2017 preview: OneSpin

By TDF Staff |  No Comments  |  Posted: June 8, 2017
Topics/Categories: Conferences, Blog - EDA, - Verification  |  Tags: , , , , , ,  | Organizations: ,

Verification specialist OneSpin has posted the landing page for its activities at the 2017 Design Automation Conference (DAC 2017) in Austin, Texas, later this month (June 18-22). The company is participating in a range of events as well as exhibiting at Booth #1547 in the Austin Convention Center.

Panel sessions

Jim Hogan, managing partner of Vista Ventures, will guide OneSpin CEO Raik Brinkmann and other industry thought leaders in a discussion on ‘Artificial Intelligence & Convolutional Neural Networks’ (Tuesday June 20, 3:00pm, DAC Pavilion). Panelists will explore proposed applications and predictions surrounding AI, as it stands poised to have a radical impact across the technology sector.

Ashish Darbari, director of product Management and Tech Design Forum columnist, joins a panel of experts for the discussion ‘Verification Necessity: When is Enough Too Much?‘ (Wednesday June 21, 4:30PM, Room 12AB). The panel will address verification complexity and the challenges in building an efficient verification flow.

Technical papers

OneSpin’s Muhammad Haque Khan, product specialist synthesis Verification, has partnered with researchers from Technical University of Chemnitz, Germany, to author a technical poster, ‘Requirement-Driven Synthesis of UVM Testbench Components’. It describes how to synthesize a UVM testbench directly from requirements through the use of formal properties expressed as operational assertions. The Designer/IP Track Poster Session takes place on Tuesday June 20 from 5:00PM on the Exhibit Floor.

OneSpin stand activities

OneSpin will demonstrate its safety-critical formal verification tools for automotive and mission-critical applications on Booth #1547. Attendees will be able to attend demonstrations of OneSpin’s additional design verification solutions, Quantify Fault Observation Coverage, SystemC/C++ Formal Verification Environment and Equivalence Checking-Field Programmable Gate Array (EC-FPGA).


OneSpin is presenting Verified, a new DAC party on a verification theme with co-sponsors Avery, Breker Verification Systems, Blue Pearl, the ESD Alliance and Verific. It will be held on Tuesday June 20 from 8:00PM until 1:00AM at Easy Tiger. For more details click here.

This year’s benefit party sponsored by Heart of Technology (HOT), a philanthropic organization founded by Jim Hogan, with OneSpin among other co-sponsors, will be held Monday June 19 from 7:00PM. until 11:00PM at Speakeasy. The beneficiary will be the Gary Smith Memorial Scholarship Endowment at San Jose State University. A limited number of tickets will be available at the OneSpin booth.

Comments are closed.


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors