Power and clocking at 20nm force changes in FPGAs
Design for the 20nm generation of processes has revealed power and clocking issues for the two major FPGA manufacturers presentations at Hot Chips revealed.
clock skew
The prospects for GALS: Real Intent’s view
Real Intent CTO Pranav Ashar talks about GALS: the reasons for and against using asynchronous protocols for chip-crossing communications and what to do about verification.
PLATINUM SPONSORS
View All Sponsors