June 1, 2007

Share and share alike

For a design targeted at the 130nm process node or below, the cost of a dedicated mask-set is getting brutal. At 130nm itself, a semiconductor company is likely to pay between $500,000 and $600,000 per set. That price tag rises to around $1m at 90nm, and to $1.5m at 65nm(Figure 2). One recent forecast for […]

Article  |  Topics: EDA - IC Implementation  |  Tags:   |  Organizations:


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors