Tech Design Forum
Briefing
OS-VVM
OS-VVM
March 16, 2012
DATE notebook: Aldec builds in more support for VHDL methodology
Aldec has updated its Riviera Pro tool to provide more support for OS-VVM, the recently launched verification methodology for VHDL
Article | Topics:
Conferences
,
Design to Silicon
,
Blog - EDA
| Tags:
DATE 2012
,
OS-VVM
,
SystemVerilog
,
UVM
,
verification
,
VHDL
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page