CDNLive calls out for papers
Cadence Design Systems has issued a call for papers for the European leg of its CDNLive of events for 2014. The deadline for the Silicon Valley event is also looming: the call closes mid-November 2013.
Tech Design Forum Briefing
Briefing Authors
Paul Dempsey
Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.
Luke Collins
Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.
Chris Edwards
Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
India outlines subsidies for foundry fab plan
The Indian government will meet up to a quarter of initial capital costs for a foundry capable of nodes up to 45nm and 40,000 wafer starts per month at 300mm.
Verification Futures rolls out in Europe next month
The one-day conference series features the latest innovations from many verification vendors in separate UK, France and Germany editions.
Cadence launches IP cores for 60GHz wireless and consumer audio
Cadence Design Systems has launched IP cores for high-end mobile audio as well as gigasample ADCs for 28nm to support 60GHz wireless.
Help preserve EDA’s slice of electronics history
There’s still time – just – to reserve your place at EDAC’s Back To the Future dinner and auction to raise funds to mark EDA’s contribution to our business at the Computer History Museum.
Cadence parallelizes FastSpice for large-scale mixed-signal checks
Cadence Design Systems has developed a version of its Spectre FastSpice tool that splits simulation across many computers without manually cutting the design into segments.
Silicon Labs opts for security on M0+ low-power MCUs
Silicon Labs is aiming at Internet of Things applications with an ARM Cortex M0+-based MCU family with encryption engine and low-energy DAC for biasing analog circuitry.
Jasper preps User Group and Architectural events
The EDA vendor has set a broad agenda across two Silicon Valley events taking place in late October, with registration now open for both.
Wreal and Open Access star in mixed-signal summit
Real-value modelling and flows using the Open Access database will be among the focus topics of Cadence’s Mixed-Signal Technology Summit on 10 October.
eSilicon delivers free MPW quote tool
Design services company eSilicon has made freely available a tool it developed to streamline ordering for multi-project wafer (MPW) ‘shuttle’ services.