Synopsys

August 7, 2017
Pedro Ricardo Miguel

Supporting higher-resolution displays without major system redesign

Using VESA's Display Stream Compression (DSC) standard to enable visually lossless performance and low latency for ultra-high-definition displays.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Assembly & Integration  |  Tags: , , , , ,   |  Organizations: , ,
July 18, 2017
Richard Solomon, technical marketing manager, Synopsys

Using CCIX to implement cache coherent heterogeneous multiprocessor systems

CCIX is a cache coherency protocol, based on PCI Express, for interconnecting high-performance heterogenous multiprocessing systems.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Assembly & Integration, Selection  |  Tags: , , ,   |  Organizations: ,
July 11, 2017

Applying sub-threshold circuit techniques to IoT device design

Operating at near-threshold or sub-threshold voltages reduces static and dynamic power consumption, at the cost of design complexity.
Article  |  Topics: Embedded - Architecture & Design  |  Tags: , ,   |  Organizations:
June 29, 2017
Gordon Cooper

High-resolution visual recognition needs high-performance CNNs

Quadrupling the performance of a dedicated CNN engine within an embedded vision processing core brings more complex graph processing within reach.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , , , , ,   |  Organizations:
June 16, 2017
Dana Neustadter is a senior manager of product marketing for Synopsys’ Security IP solutions.

Protecting content transmitted over USB Type-C connections

SoC developers who want to use USB Type-C in their designs will have to implement HDCP 2.2 content protection so that the target devices will be able to play protected content.
Expert Insight  |  Topics: IP - Selection  |  Tags: , ,   |  Organizations:
June 7, 2017

Staging virtual prototype bring-up for faster software development

How staging virtual prototype bring-up can accelerate the development of embedded software in complex systems.
Article  |  Topics: Embedded - Integration & Debug, EDA - Verification  |  Tags: , , ,   |  Organizations:
May 24, 2017
Michael Thompson is the senior manager of product marketing for the DesignWare ARC processors at Synopsys

Building processors to enable intuitive human-machine interaction

The increasing complexity of human-machine interfaces is challenging processor designers to produce the necessary performance within a limited power budget
Expert Insight  |  Topics: IP - Selection  |  Tags: , , ,   |  Organizations:
May 9, 2017
John Swanson John Swanson is senior marketing manager for DesignWare IP at Synopsys.

Building faster data centers with 25G Ethernet

The rising bandwidth demands of data centres have driven the development of 25G Ethernet, which will also form a pathway to 100G.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , , , ,   |  Organizations: ,
April 26, 2017
Sanjana Bhattacharya

Eight tips for performing effective unreachability analysis

Unreachability analysis can help find design code that can never be executed, helping verification engineers refine their coverage goals.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
April 21, 2017
Visual: cars speeding along a road

Accelerating the development of powertrain ECUs with virtual hardware

How virtual hardware can speed up many aspects of automotive system development, including architectural analysis, software development and verification
Article  |  Topics: Embedded - Integration & Debug, EDA - Verification  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors