EDA

September 9, 2016

The inside track on emulation growth

Analysts say there is a $1B market on the horizon. We talk with Mentor's Jean-Marie Brunet about where such a number could come from.
August 28, 2016
Chips on a wafer

Addressing the verification challenges of complex SoCs

Three senior verification specialists talk about how they are navigating the challenge of verifying multibillion-transistor SoCs with limited compute resource, increasing coverage demands and shrinking timescales.
August 12, 2016
Phil Brumby is a Senior Technical Marketing Engineer in the Mentor Graphics Embedded Systems Division.

How to analyze embedded GUI performance effectively

Users now demand a smooth GUI experience. Making sure they get one requires harvesting and understanding key metrics.
July 29, 2016

Hardware roots of trust for IoT security

IoT security is critical. Embedding a root of trust in hardware can provide the firm foundation necessary for a more secure IoT implementation.
July 22, 2016
Dr Lauro Rizzatti is a verification consultant and industry expert on hardware emulation.

The emulator thrives as verification models mushroom

Emulators have come a long way since their first introduction nearly three decades ago.
July 15, 2016
Hans van der Schoot is a methodologist in the Emulation division of Mentor Graphics

Team UVM and emulation for testbench acceleration

To verify large, complex designs and meet time-to-market, you must use both simulation and emulation.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:
July 13, 2016
Hezi Saar is a staff product marketing manager at Synopsys responsible for its DesignWare MIPI controller and PHY IP product line.

I3C specification updates I2C for sensor subsystems

A look at the ways in which the I2C serial interface specification is being updated to form I3C, and its use in sensor subsystems
Expert Insight  |  Topics: IP - Selection  |  Tags: , ,   |  Organizations: ,
July 5, 2016
Anders Nordstrom, senior corporate applications engineer, Verification Group, Synopsys

Are you formally secure?

A look at how formal verification strategies can be used to check the security feature of complex SoCs for potential data leakage and data integrity issues
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
June 10, 2016
Mike Borza, Synopsys

Laying the foundations of a more secure IoT

The challenges of creating a more secure IoT, and the role that hardware roots of trust can play in doing so.
Expert Insight  |  Topics: Embedded - Architecture & Design  |  Tags: , , , ,   |  Organizations:
June 1, 2016
How Google and Qualcomm use HLS and HLV

How Google and Qualcomm exploit real world HLS and HLV

By taking a pragmatic approach, the two technology giants have comfortably adopted high-level synthesis and verification - and have shared their experiences.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors