Test

August 12, 2013

CDNLive Boston to tackle mixed-signal design, host exhibit

Taking place in Chelmsford, MA on 27 August, the conference will feature user-authored papers, tutorials, a designer expo and keynotes from Cadence and IBM.
October 30, 2012

Tektronix aims to slash FPGA prototype debug time

Second generation Certus tool seeks to deliver RTL-level visibility on FPGA boards via a huge boost in signals you can instrument for debug.
Article  |  Topics: Blog Topics, Blog - EDA, - General, Verification  |  Tags:   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors