Tech Design Forum
Test
Test
« previous page
1
2
August 12, 2013
CDNLive Boston to tackle mixed-signal design, host exhibit
Taking place in Chelmsford, MA on 27 August, the conference will feature user-authored papers, tutorials, a designer expo and keynotes from Cadence and IBM.
Article | Topics:
Blog - EDA
,
PCB
| Tags:
mixed-signal automation
,
mixed-signal design
,
real-value modelling
,
RF CMOS
,
SiGe
,
SOI
| Organizations:
Cadence Design Systems
,
IBM
,
Tektronix
October 30, 2012
Tektronix aims to slash FPGA prototype debug time
Second generation Certus tool seeks to deliver RTL-level visibility on FPGA boards via a huge boost in signals you can instrument for debug.
Article | Topics:
Blog Topics
,
Blog - EDA
,
- General
,
Verification
| Tags:
FPGA prototyping
| Organizations:
Tektronix
,
Test
« previous page
1
2
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page