Coverage and hardware acceleration can bring greater focus to the SoC-level checks needed to ensure that the final silicon works as expected – both issues tackled in an archived Cadence webinar.
We use cookies to help us understand how the website is used and to make on-site navigation easier. If you continue to use this site we will assume that you are happy with it.OkOur privacy policy