14nm/16nm

June 2, 2014

Chipmaking’s future: all of the nodes all of the time

The stall in Moore's Law caused by the rapid rise in cost of the advanced processes will shift more innovation to mature nodes Monday keynoters at DAC said.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: ,
May 22, 2014

Pulsic opts for “layout early, layout often” strategy

Pulsic has developed an automated mixed-signal layout tool that uses multiple generated variants to let designers pick the best implementation.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors