White paper discusses optimising the efficiency of DDR memory subsystems
DDR memory subsystems need careful optimisation as demands on memory grow more rapidly than off-chip bandwidth.
optimisation
eSilicon offers ‘no gain, no pain’ ASIC block optimisation service
Design and manufacturing services company draws on big data to offer ASIC block optimisations
Synopsys claims latest Design Compiler shrinks existing netlist area, leakage up to 10%
Uses improved logic optimisations and a new approach to meeting timing.
PLATINUM SPONSORS
View All Sponsors