Is your 20nm process gate-last? Maybe it should be
Modelling work by Gold Standard Simulations indicates that gate-last is the sensible choice at 20nm from a design point of view because of variability problems with gate-first processes.
gate-first
PLATINUM SPONSORS
View All Sponsors