HiSilicon licenses onchip debug engine for SOCs

By Chris Edwards |  No Comments  |  Posted: December 7, 2016
Topics/Categories: Blog - IP  |  Tags: , , ,  | Organizations: ,

HiSilicon has licensed UltraSoC’s semiconductor intellectual property (IP) to build into SoCs for system monitoring, analysis, and optimization.

A division of Huawei, HiSilicon was the first company to tape out a 16nm finFET SoC at TSMC and has been building up a presence in advanced networking and high-end smartphone processors. The processors designed by the company have included a four-core processor based on the ARM Cortex-A57.

UltraSoC’s IP provides an independent system-level architecture that enables non-intrusive, wire-speed monitoring of the internal behavior of a system-on-chip (SoC). The onchip debug cores can supply real-time information on the complex interactions between on-chip sub-systems, buses and software. The company recently announced comprehensive support for processors based on the RISC-V open source ISA; and announced the industry’s first debug system for SoCs using the ARM AMBA 5 Coherent Hub Interface (CHI).

Comments are closed.


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors